

multiplexor so that the user part of the mini cell in the shift register is extracted from said user data bit stream, **characterized in that** the information in the latch register is used as address to the memory, and that at said address the size of the user data part is stored.

19. A cell header reading device in accordance with claim 18 **characterized in that** said memory is a ROM memory in which there is mapped at each address received from said latch register an individual cell size.

20. A cell header reading device in accordance with claim 19, wherein there is a control system for controlling set up and release of connections in a mobile telephone system **characterized in that** said memory is a RAM memory in which said control system writes at each address received from said latch register an individual cell size.

21. A mobile telephone system comprising an ATM network to which a sending unit (201) and a receiving unit (202) are connected over a respective link (205, 206), said sending device comprising means for multiplexing mini cells from user data sources (203) into a user data stream, said receiving device receiving a user data stream from said ATM network, said latter user data stream comprising mini cells which belong to connections that are to be terminated by user data sinks (204) connected to the receiving device, **characterized in that** said receiving device (202) comprises a cell header reading device (208).

22. A mobile telephone system in accordance with claim 21, **characterized in that** said sending device comprises a cell header reading device (207).

23. A mobile telephone system in accordance with claim 22, wherein said cell header reading device comprises a shift register into which said user data stream is shifted in synchronism with clock pulses, a first counter counting the size of a cell size indicating field in the header of the mini

cell shifted into the shift register in synchronism with said clock pulses, a latch register connected to the first counter and to the shift register to latch the information resident in the cell size indicating field as counted by the first
5 counter, a memory connected to said latch register, a second counter connected to the latch register and the memory for controlling a multiplexor so that the user part of the mini cell in the shift register is extracted from said bit stream, characterized in that the information in the latch register is
10 used as address to the memory, and that at said address the size of the user data part is stored.

24. A mobile telephone system in accordance with claim 23 characterized in that said memory is a ROM memory in which there is mapped at each address received from said latch
5 register an individual cell size.

25. A mobile telephone system in accordance with claim 24, wherein there is a control system for controlling set up and release of connections in the mobile telephone system characterized in that said memory is a RAM memory in which
20 said control system writes at each address received from said latch register an individual cell size.

0953052.102301